Towards a Hardware DSL Ecosystem: RubyRTL and Friends

Jean-Christophe Le Lann Labsticc UMR CNRS 6285 ENSTA Bretagne, France jean-christophe.le_lann@ensta-bretagne.fr Hannah Badier Labsticc UMR CNRS 6285 ENSTA Bretagne,France hannah.badier@ensta-bretagne.fr Florent Kermarrec Enjoy Digital Landivisiau, France florent@enjoy-digital.fr

Abstract—For several years, hardware design has been undergoing a surprising revival: fueled by open source initiatives, various tools and architectures have recently emerged. This resurgence also involves new hardware description languages. Inspired by the Migen Python community, we present RubyRTL, a novel internal domain-specific language for hardware design embedded in the Ruby language. Ruby - which is best known in the field of web design - has proven to be an excellent solution for the design of such DSLs, because of its metaprogramming features. This paper presents the main aspects of RubyRTL, along with illustrating examples. We also propose a language-neutral interchange format, named Sexpir, that allows to seamlessly exchange RTL designs between Migen Python DSL and RubyRTL. This paves the way for interactions between various agile communities in the field of open source hardware design.

Index Terms-Hardware design, FPGA, DSL, Ruby

I. INTRODUCTION

For over four decades, EDA (Electronic Design Automation) has been relying on two main hardware description languages: VHDL and Verilog. These two languages were created in the 1980s, due to a clear need to formalize data exchanges between various companies involved in the exponential growth of micro-electronics [1]. However, their use was in the end not exclusive to the documentation of engineering activities: they are nowadays also used for simulation -at various level of abstraction- and for the actual synthesis on silicon. More precisely, these two HDLs are mainly used for RTL design entry, down to logic synthesis. Despite very high expectations, intense research and tremendous results, high-level synthesis (HLS) – which consists in generating a RTL design from a sequential algorithmic description has not replaced pure RTL design activities. Indeed, many components of complex system-on-chips (SoCs) are not particularly amenable to algorithmic descriptions, and require instead a careful handcrafted elaboration at the register-transfer level. This ongoing reliance on RTL HDLs instead of HLS could be considered disappointing. Instead, we argue here that this opens up unprecedented ways of thinking and designing hardware.

The revival of RTL design methods is led prominently by the use of classic mainstream languages. They differ greatly



from the previous VHDL and Verilog approaches, whose use was often limited to relatively few specialists. By using Python, Haskell, C++ or Scala, RTL design is now within the reach of a wide range of engineers. The integration of RTL concepts in these classic languages –either through libraries, design patterns or even full hardware-oriented compilers– has given rise to the notion of internal RTL DSLs (domainspecific languages). We believe that this trend is not a passing trend: relying on classic languages has already proven to be a stimulating way to bring new ideas to the forefront, but more importantly an effective method to design real systems.

In this paper, we propose a new RTL DSL based on Ruby, a object-oriented language (not to be mistaken for the prototype language Ruby, used in formal verification [2]). Ruby was born in Japan in the mid 1990's. Its creator -Yukihiro Matsumotowas strongly influenced by the elegance of Smalltalk and Lisp, and still insists on the need to bring "joy and fun" to programmers. The Ruby language has become known worldwide thanks to the Ruby-on-Rails framework, which uses meta-programming intensively. The framework is often presented as a set of DSLs dedicated to the web. Indeed, Ruby is particularly well suited for meta-programming activities: while often considered exotic in other programming languages, meta-programming and introspection are encouraged in Ruby. For instance, beginners in Ruby resort to meta-programming to create instance variable accessors : getters and setters methods are created dynamically. The call for this creation (attr_accessor) may be mistaken for a Ruby keyword, but is rather a class-level method call. Such illusions are mainstream in Ruby. This probably influenced Dave Thomas to state: "programming is the creation of your own DSL". Our work on RubyRTL leverages these capabilities of Ruby for hardware design.

The rest of this paper is structured as follows: next section presents some background material and related work. Section III presents RubyRTL DSL itself: both its syntax and internal design are exposed, illustrated via simple code examples. Section IV goes a step further by providing a mean to exchange IPs between RubyRTL and Python Migen DSL, back and forth. Section V concludes this work-in-progress. All the artefacts used in this paper are available on Github and Rubygems websites as RubyRTL and Sexpir under MIT permissive licence.

II. RELATED WORK

The idea of resorting to various DSLs for FPGA design is now a reality: in [3], the authors proposed a survey of this trend. Their paper lists several DSLs dedicated to various ESL (electronic system level) and EDA activities. Our work focuses on RTL design only. MyHDL [4], but even more Migen Python DSL [5], are the main source of inspiration for RubyRTL. Migen approach enforces the synchronous design paradigm, by a straightforward description of combinatorial and sequential assignments. This allows to get rid of most problematic eventdriven aspects of VHDL and Verilog, which can lead to synthesis-simulation mismatches. Such a DSL is sometimes called "hardware construction language". Migen has proven to be a solid and effective tool for FPGA design. For instance, LiteX IP library is entirely described in Migen [6]. LiteX has also proven effective in that it allows to describe full SoC platforms: LiteX supports various externally described softcore CPUs, including LM32, OpenRISC, OpenPower Microwatt and several RISC-V cores like picorv32 and VexRiscv. Python is also used for some other experimental hardware DSLs [7], standing as inputs of hardware generators, even for analog purposes [8].

However, the RTL DSL trend is not limited to Python: first, we need to mention SystemC, which was among the firsts to adopt such an approach (embedded in C++), while also offering industrial-level support. SystemC however replicates the event-driven paradigm in terms of simulation model. More recently, Scala and Haskell [9] have also drawn increasing attention. The Scala-based Chisel DSL [10] has contributed significantly to the joint emergence of RISC-V community. It is closely associated to Firrtl intermediate representation [11]. SpinalHDL, its direct competitor, demonstrates an even faster progress and adoption [12]. The Haskell approaches take advantage of the functional nature of the language. Functional languages map well to hardware: immutable data structures and the absence of side-effects make formal reasoning about programs easier. Even more importantly, functional languages are inherently concurrent and race-free. In any case, the goals are twofold: increasing the level of abstraction and offering the comfort of a classic, well-known language as DSL host.

III. RUBYRTL

RubyRTL [13] aims at offering a straightforward way to describe hardware at the RTL level. In this section, we first present the design of the DSL itself. Then, we provide illustration of the DSL syntax through some basic examples.

A. DSL internals

We leverage the exceptional capability of Ruby in terms of embedding of internal DSLs. It needs to be noted however that, similarly to Python Migen, the real efficiency of RubyRTL comes from the interleaving of classic Ruby code and its embedded DSL: parameterization and generic instanciations are notably handled by the host language easier than in classic HDLs. As far as the DSL is concerned, we repeatedly resort to Ruby syntactical capacity to give the user the illusion of adding new keywords to the language. This illusion is essentially based on three syntactical tricks:

- Ruby method calls do not require parentheses. For instance, in RubyDSL **input** :a is a method call that reflects the idea of having a dedicated keyword input, *followed* by a name a (:a is a Ruby Symbol which can be seen as an immutable String).
- Use of hash element association symbol '=>' to suggest the idea of a mapping. For instance, when we need an explicit type name, we can write: input :a => :complex. Here, we have a method

call (input) with a Hash pair as argument.

• Extensive use of Ruby Blocks (known as *closures* in other languages), delimited by braces '{...}' and passed as method arguments to mimic the nesting of code. For instance, to provide the illusion of having an "If", "Then", "Else" statement, we have written three methods named If, Then and Else (capitals are compulsory in order to avoid collision with classic Ruby statements). The If method is given a DSL expression as first argument, while the second, representing the body of the If, is a Ruby block. etc.

During the interpretation of Ruby, the DSL objects build their own abstract syntax tree (AST) nodes internally. An object named Compiler is responsible for the elaboration of the complete AST.

B. DSL Syntax

The new RTL-oriented keywords embedded in RubyRTL are directly inspired by designers best practices. For instance, while neither VHDL nor Verilog propose dedicated keywords for finite-state machine concepts (fsm, state, transition), we have created these notions directly in the DSL (as a remainder, in VHDL and Verilog, designers use a coding template made of assignments and switch-case mechanism to model FSMs).




Fig. 1. Hierarchical design of a ripple-carry adder (recall)

Below, we review some of RubyRTL's main syntactical features. Please note that for sake of brevity, the call to the Ruby library (gem) and the inclusion of the RubyRTL module, which always account for 2 additional lines of code at the beginning of the file, are not included in the following descriptions. We first start by the "Hello world" of logic design: the hierarchical design of a generic ripple-carry adder. The architecture of this circuit is shown on fig 1.

1) Inputs, Outputs and Assignments: The following example describes an elementary half-adder (listing 1): it takes two bits as inputs and sums them, possibly requiring a carry signal. Two gates (and, xor) are necessary. The syntax of inputs and outputs was explained in the previous section. By default, when no type is associated with the port name, a type Bit is assumed. The syntax of assignments is remarkably clear: it relies on a method call, named 'assign', that receives a Ruby less-or-equal comparison as argument. RubyRTL mechanisms then transform the whole as an assignment AST node. The magic of elaborating an AST using an internal DSL also resides in the fact that all references are resolved easily, without the hassle of maintaining a symbol table. For instance, in the half-adder, the apparent reference to input 'a' in the first and second assignment relates to a getter method named 'a' that has been generated by meta-programming during the input method call.

Listing 1 HALF ADDER RUBYRTL CODE

class HalfAdder < Circuit
def initialize
input :a,:b
output :sum,:cout
assign(sum <= a ^ b) assign(cout <= a & b) end end

2) Structural descriptions: The second example (listing 2) aims at describing a classic 1-bit full-adder, which adds two bits and an input carry and returns the sum and an input carry. The circuit is designed with reuse in mind: the full-adder can be described using the preceding half-adder. We first require the preceding Ruby code. In the initialize method (sort of constructor), we mimic the instanciation of two half adders using a DSL keyword 'component' (either via true instanciation of a HalfAdder object or the class itself, as commented in the code). The assignments now allow to access the instances ports via a pointed notation.

Listing 2 Full Adder RubyRTL code

require_relative 'half_adder'	
<pre>class FullAdder < Circuit def initialize input :a,:b,:cin output :sum,:cout</pre>	
component : ha1 => HalfAdder # clas	ss

```
component :ha2 => HalfAdder.new # or ... obj
assign(ha1.a <= a)
assign(ha1.b <= b)
assign(ha2.a <= cin)
assign(ha2.b <= ha1.sum)
assign(sum <= ha2.sum)
assign(cout <= ha1.cout | ha2.cout)
end
end</pre>
```

Now equipped with a one bit full-adder, we can describe a generic arithmetic adder operating on two n-bits operands (listing 3). This introductory-level exercise about genericity in Verilog or VHDL is even more easily solved using RubyRTL. We interleave classic Ruby statements for loops and DSL assignments to assemble the n full-adder components. They are first pushed into a Ruby array (adders) and then referenced by their index.

Listing 3 GENERIC N-BITS RIPPLE-CARRY ADDER RUBYRTL CODE

```
class Adder < Circuit
  def initialize nbits
    input
           : a
                  => nbits
    input
           : b
                  => nbits
    output :sum => nbits
    output : cout
    # create
               components
    adders = []
    for i in 0...nbits-1
      adders << component("fa_#{i}"=>FullAdder)
    end
    # connect everything
    for i in 0...nbits-1
      assign(adders[i].a <= a[i])
      assign(adders[i].b <= b[i])
      if i ==0
         assign(adders[0].cin <= 0)
      else
         assign (adders [i]. cin <= adders [i-1]. cout)
      end
      # final sum
      assign(sum[i]
                             <= adders [i]. sum)
    end
  end
end
```

3) Behavioral descriptions: RubyRTL also offers means to describe so-called "behavioral" RTL statements. Listing 4) illustrates the DSL syntax of a counter that counts from 0 to 1 at each tick. This sequential behavior is made explicit by using the sequential DSL keyword. Same as Migen, an implicit clock is assumed. The current version of RubyRTL also assumes an asynchronous and synchronous reset for every D flip-flop. This example makes use of an If...Else statement: again we can recall that we have instead two method calls (If and Else). During elaboration, the two resulting separated sub-nodes, representing the two branches, are merged appropriately. This was the Migen designers choice, who instead relied on pointed notation for the Else part. We believe that RubyRTL syntax is here more elegant and natural. Our Github repository gives some other examples: Case..when..default statement is also available.

Listing 4 Counter in RubyRTL code illustrating If/else syntax and sequential process

```
class Counter < Circuit
def initialize
input :tick
output :count => :byte
sequential(:counting){
   If(tick==1){
    If(count=255){
      assign(count <= 0)
      }
   Else{
      assign(count <= count + 1)
      }
   }
   end
end
```

4) Finite state machines: Finally, FSMs are also easily described in RubyRTL. The same mechanism of method call syntax with block closures as argument is used, with a deeper nesting. Notice that by default, the first state is the reset state. By default as well, all assignments in the state machines are considered synchronous. Another keyword comb_assign (not used here) can be used to describe a combinatorial assignment within a state, if needed.

Listing 5 GENERIC N-BITS RIPPLE-CARRY ADDER RUBYRTL CODE

```
class FSM1 < Circuit
  def initialize
    input :go
    output : f \Rightarrow :bv2
    fsm(:simple){
       assign(f \ll 0)
       state (:s0)
         assign(f \ll 1)
         If (go == 1)
            next_state :s1
       }
       state (:s1)
         assign(f \le 2)
         next_state :s2
       state (: s2){
         assign(f \le 3)
         next_state :s0
       }
  end
end
```

C. Declaring complex data types

RTL design in 2020 is highly structured, and makes use of complex data types. RubyRTL aims at providing similar capabilities to VHDL in terms of data types creation. We have a typedef DSL keyword, as well as Record and Array keywords. The example shows the creation of two new types and their use for the description of an array of 256 complex numbers, each coded as int6 integers. If declared before any inputs or outputs, the declared types are generated in VHDL in a dedicated package that allows to refer to these types within the VHDL entity declaration.

Listing 6 Arrays and Record type definition in RubyRTL code

typedef :cplx => Record (:re=>:int6 ,:im=>:int6)
typedef :cplx_ary => Array(256,:cplx)
wire :mem => :cplx_ary
for i in 0..255
 assign(mem <= {re: i, im: i*2})
end
puts mem[13][:im] # prints 26</pre>

1) Automatic cast and type conversions: We designed RubyRTL with VHDL in mind. We wanted to simplify the burdens of type castings and conversions, which are particularly verbose in VHDL and can be surprising for novice designers. We experiment with various automatic type conversions that will make sense to most designers: we followed the principle of least surprise (also common in the Ruby community) during the expression of RubyDSL circuits. The RubyRTL contextual analyzer automatically applied such transformations. Some examples are given in the next listing. One of the most impacting choices is the conversion of single bit signal (eg. a start or stop signal) to an unsigned integer of size 1, when such signal is compared to 1 (or 0): in that case, we assume the designer prefers writing such 1 (or 0) as a plain Ruby Integer literal 1 or 0, instead of a more complex expression indicating the single bit nature of the signal. This type of conversion can be examined in the VHDL code provided in the next subsection: the 'go' signal of the FSM, when compared effectively to a Ruby integer 1, is first translated to such an unsigned integer.

Listing 7	
EXPERIMENTAL AUTOMATIC TYPE	CONVERSION

wire : a , : f1 , : f2
wire $:b \Rightarrow :bv8$
wire $:w1 \implies :bv8$
wire $:w2 \implies :bit$
wire $:w3 \implies :int8$
$assign(f2 \ll 1)$
bit <= ruint1 ===> bit <= bit
$assign(f1 \ll 42)$
bit <= ruint6 ===> ERROR
$assign(w1 \le a + 1)$
$\# bv8 \ll bit + ruint1 \implies bv8 \ll resize(bit,8)$
$assign(w2 \le a + 1)$
$bit \leq bit + ruintl = ERROR$
$assign(w2 \le 1 + 1)$
bit \leq ruint2 !!! ==> ERROR
$assign(w3 \le a + 5)$
int8 <= bit + ruint3
==> int8 <= signed(resize(ruint3,8))

D. Code generation

RubyRTL is designed such that every construct of the DSL is synthesizable. The object DSL compiler provided in RubyRTL tries to generate VHDL code by default. It also offers additional services, such as AST viewing (Graphviz dot file), pretty printing and finally VHDL code generation. All theses compiler passes, designed using a Visitor pattern, operate on the AST of the circuit object. The VHDL code of the FSM described earlier is given as generated code example here. It should be noted that we rely on a single process state machine template, which can easily be modified, if needed.

Listing 8 FSM VHDL CODE GENERATED

```
// skipped headers and entity ...
architecture rtl of fsm1_c is
  type simple_state_t is (s0,s1,s2);
  signal simple_state : simple_state_t;
begin
  simple_update : process(reset_n, clk)
  begin
    if reset_n='0' then
      simple_state <= s0;</pre>
      f <= (others = >'0');
    elsif rising_edge(clk) then
      if sreset = '1' then
         simple_state <= s0;</pre>
         f <= (others = >'0');
      else
         case simple_state is
           when s0 =>
             f \ll to_bv(1,2);
             if (to\_uint(go,1) = 1) then
               simple_state <= s1;</pre>
             end if;
           when s1 =>
             f \ll to_bv(2,2);
             simple_state <= s2;</pre>
             skipped for paper brevity
           when others =>
             null:
        end case;
      end if:
    end if:
  end process;
```

IV. TOWARDS IP INTERCHANGE BETWEEN MIGEN AND RUBYRTL: EARLY EXPERIMENT

In this section, we automatically translate an IP described in Migen to RubyRTL, and then generate VHDL code. This is especially useful since Migen only provides Verilog generation. Using a symmetrical experiment, we push the idea of a full IP interchange between the two DSLs. To proceed step-wise, we have designed an intermediate representation, named Sexpir. The association of these three tools (Migen, Sexpir and RubyRTL) results in an interesting toolchain (fig 2), capable of handling different uses cases, discussed in the sequel. The following section presents Sexpir, use cases, and an early experiment with this toolchain.

A. Sexpir intermediate representation

Sexpir [14] textual representation and tooling was prototyped to ease the interchange between Migen and RubyRTL. As its name suggests, Sexpir is based on s-expressions, which are language neutral, friendly and easily parsed in several programming languages. Sexpir is voluntarily much more modest than other intermediate representations such as FIRRTL [11]. We purposely restrict Sexpir to a strict minimum so that it can represent the same hardware concepts as manipulated in Migen and RubyRTL. Sexpir does not handle complex transformations, like intended by Firrtl tooling. In particular, behavioral constructs are preserved: RTL netlist inference is deferred to either Migen, RubyRTL, or any new framework that is able to load Sexpir files.



SEXPIR CODE (EXCERPT) GENERATED BY AN EXPERIMENTAL MIGEN CODE GENERATION PASS

```
(circuit uart
  (input (name sys_rst) (type bv1))
  (input (name sys_clk) (type bv1))
  (signal (name rx_data]) (bits_sign 8))
  ;; ... skipped
  (assign rx_strobe (== rx_counter 0))
  (combinatorial nil
    (assign rx_error 0)
    (assign fsm0_next_state 0)
    ;; ... skipped
    (case fsm0_state
        ;; ... skipped
      (when 2
        (if (== rx_strobe 1)
          (then
            ;; ... skipped
        )
      )
         skipped
      ;;
    ::
       ... skipped
  )
)
```

B. Use cases

Various use cases for RubyRTL are envisioned here. As stated in this paper, the existence of RubyRTL is first and foremost beneficial for the Ruby community itself. However, with VHDL as a first code generation target, RubyRTL can be envisioned as a way to prototyping VHDL-oriented designs in a concise and natural way. In this regard, our future work will consist in providing various RubyRTL facilities for such users: high-speed cycle-based simulation, RTL basic synthesis and RTL netlist visualisation and animation. Another use case relates to Sexpir IR, which allows to extend the ecosystem with other DSLs. Finally, the whole toolchain should allow to translate complex libraries like LiteX into VHDL.

C. Experiment

To test the complete toolchain, we took an UART IP [15] designed by Whitequark in both Migen and handwritten Ver-




Fig. 2. Experimental toolchain for Migen-RubyRTL IP interchange

ilog. We modified Migen to add a Sexpir generation step from Migen post-elaboration representation: it intervenes just before Verilog code generation. This choice may be discussed and revised: some syntax constructs (like FSM) seem lost during this Migen process, but the whole RTL code is preserved. The Sexpir compiler then generates RubyRTL code, which in turn generates VHDL that can be simulated using for example GHDL [16]. Prior to code generation however, Sexpir compiler needs to elaborate a data dependency graph to recover inputs and outputs, initially marked as plain signals in both Migen and Sexpir files. This experiment makes us very confident for more extensive automatic IP interchange between the two DSLs : we plan to automate the translation of the entire LiteX library using the same procedure. Future work will also consist of analyzing the impact of new versions of Migen (nmigen) on the toolchain, and adapting it accordingly.

V. CONCLUSION AND FUTURE WORK

In this paper, RubyRTL domain-specific language was proposed. RubyRTL contributes to the expansion of the hardware design community, by allowing Ruby programmers to tackle FPGA and ASIC design. We hope that its simplicity and direct exposure of RTL concepts may also invite newcomers to consider RubyRTL as a premier language for open source hardware prototyping. Our paper also proposed a second tool, named sexpir, which acts as a gateway for language-neutral IP interchange.

REFERENCES

- [1] A. Sangiovanni-Vincentelli, "The tides of eda," *IEEE Design Test of Computers*, vol. 20, no. 6, pp. 59–75, Nov 2003.
- [2] G. Jones and M. Sheeran, "Circuit design in ruby," *Formal methods for VLSI design*, vol. 1, 1990.
- [3] N. Kapre and S. Bayliss, "Survey of domain-specific languages for fpga computing," in 2016 26th International Conference on Field Programmable Logic and Applications (FPL), Aug 2016, pp. 1–12.
- [4] K. Jaic and M. C. Smith, "Enhancing hardware design flows with myhdl," in *Proceedings of the 2015 ACM/SIGDA International Symposium* on Field-Programmable Gate Arrays, Monterey, CA, USA, February 22-24, 2015, 2015, pp. 28–31.
- [5] Sébastien Bourdeauducq, "Migen," http://https://github.com/m-labs/ migen, 2016, [Online; accessed 12-January-2020].

- [6] F. Kermarrec, S. Bourdeauducq, J.-C. Le Lann, and H. Badier, "Litex: an open-source soc builder and library based on migen python dsl," in *DATE 2019 Design Automation and Test in Europe*, 2019.
- [7] J. Clow, G. Tzimpragos, D. Dangwal, S. Guo, J. McMahan, and T. Sherwood, "A pythonic approach for rapid hardware prototyping and instrumentation," in 2017 27th International Conference on Field Programmable Logic and Applications (FPL), Sep. 2017, pp. 1–7.
- [8] B. Nikolic, E. Alon, and K. Asanovic, "Generating the next wave of custom silicon," in ESSCIRC 2018 - IEEE 44th European Solid State Circuits Conference (ESSCIRC), Sep. 2018, pp. 6–11.
- [9] K. Zhai, R. Townsend, L. Lairmore, M. A. Kim, and S. A. Edwards, "Hardware synthesis from a recursive functional language," in 2015 International Conference on Hardware/Software Codesign and System Synthesis, CODES+ISSS 2015, Amsterdam, Netherlands, October 4-9, 2015, 2015, pp. 83–93. [Online]. Available: https: //doi.org/10.1109/CODESISSS.2015.7331371
- [10] J. Bachrach, H. Vo, B. Richards, Y. Lee, A. Waterman, R. Avižienis, J. Wawrzynek, and K. Asanovi, "Chisel: Constructing hardware in a scala embedded language," in *Proceedings of the 49th Annual Design Automation Conference*, ser. DAC 12. New York, NY, USA: Association for Computing Machinery, 2012, p. 12161225. [Online]. Available: https://doi.org/10.1145/2228360.2228584
- [11] A. Izraelevitz, J. Koenig, P. Li, R. Lin, A. Wang, A. Magyar, D. Kim, C. Schmidt, C. Markley, J. Lawson, and J. Bachrach, "Reusability is firrtl ground: Hardware construction languages, compiler frameworks, and transformations," in 2017 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Nov 2017, pp. 209–216.
- [12] https://github.com/SpinalHDL, [Online; accessed 12-January-2020].
- [13] Jean-Christophe Le Lann, http://www.github.com/JC-LL/ruby_rtl, [Online; accessed 12-January-2020].
- [14] —, http://www.github.com/JC-LL/sexpir, [Online; accessed 12-January-2020].
- [15] Whitequark, "Implementing a uart in verilog and migen," http://lab.whitequark.org/notes/2016-10-18/ implementing-an-uart-in-verilog-and-migen/, 2016, [Online; accessed 12-January-2020].
- [16] Tristan Gingold, http://www.github.com/ghdl, [Online; accessed 12-January-2020].